

(19) World Intellectual Property
Organization
International Bureau



PCT

(43) International Publication Date
31 December 2003 (31.12.2003)

10/519346



Rec'd PCT/PTO 21 DEC 2004

(10) International Publication Number

WO 2004/001568 A2

- (51) International Patent Classification⁷: G06F 1/22
- (21) International Application Number: PCT/IB2003/002380
- (22) International Filing Date: 19 June 2003 (19.06.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
0214516.7 21 June 2002 (21.06.2002) GB
- (71) Applicant (*for all designated States except US*):
MELEXIS NV [BE/BE]; Microelectronic Integrated
Systems, Rozendaalstraat 12, B-8900 Ieper (BE).
- (72) Inventor; and
- (75) Inventor/Applicant (*for US only*): DE WINTER, Rudi
[BE/BE]; Corbiestraat 9, B-3550 Heusden-Zolder (BE).
- (74) Agent: HILL, Richard; Wilson Gunn Skerrett, Charles
Street, 148/9 Great Charles Street, Birmingham B3 3HT
(GB).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC,
SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG,
US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— without international search report and to be republished
upon receipt of that report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: SINGLE PIN MULTILEVEL INTEGRATED CIRCUIT TEST INTERFACE

(57) Abstract: An integrated circuit comprises one or more integrated circuit elements which may interact with other circuitry via one or more input/output pins. In the present invention the circuit elements include and interface element for interfacing with external test circuitry. The interface element communicates with the external test circuitry via a single input/output pin dedicated for testing.

WO 2004/001568 A2